an important role for these circuits. For instance, resolver-to- Figure 1 shows an ideal phase-tracking loop. It is a signal digital converters and interpolators are examples of this type processing system based on feedback loop as like phase-locked Of circuits. There are many variation loop. Input signals uS(t), uc(t) are generated with original Conventionally, front-end circuits based on the phasephase information 0(t), and these are written as:
Lntegrator modulation, direct signal processing, and decimation filtering. i It is expected that the oversampling strategy and the signal processing increase the resolution of detecting phase as well cos(x) as oversampling A/D converters. This paper shows an simplest sin(x) design of the signal processing circuit and some simulation results. processing is needed to get explicit information prior to further phase detector calculates a positional processing. For the cases of resolver and encoder etc., there are two algorithms to detect a phase, which means a e(t) = A sin 0(t) cos 0 (t) -A cos 0(t) sin 0 (t) (2) cyclic positional information, from two-tone incoming signals. = A sin(0(t) -0 (t)) (3) One is known as a phase encoding method, which converts incoming signals to digital codes and looks up a map of tanh When the deviation of the phase 0(t)-(t) is enough function. Another way, about which this paper focuses, is to smaller than 1, e(t) can be approximated as: use a phase-tracking loop. Due to recent advances in digital e(t) -A(0(t) -0(t)) (4) technology, not only phase encoding but also phase-tracking loop can be realized by means of digital signal processing, but By means of this error signal e(t) and proper loop filter, the digital phase-tracking loop generally requires complex and which acts as a compensator, the internal phase 0(t) in the large circuits.
integrator can be controlled to track the original phase 0(t) This paper presents a new digital architecture for a phase-because of the effects of negative feedback loop. Of oversampling. Of coarse, this will be depend on how realize a signal processing circuit. So, in the following parts of this paper, we shows an simple algorithm-level circuit design Of looking-up the table, and highly complex filter for decimation phase-tracking loop for the purpose of showing effectiveness because of wider bit-width of phase.
Of our approach. Truncation obviously creates truncation noise. But with delta-sigma modulation, truncation noise is shaped as in the IV. SIGNAL PROCESSING CIRCUIT DESIGN delta-sigma A/D converters. Considering the truncated signal Figure 5 schematically shows the algorithm-level design of is transmitted into the counter that work as an integrator, at the circuit for phase-tracking loop. We assume the use of 1-least two or higher order of modulation than two is required bit delta-sigma modulators as A/D converters. It consists of for suppressing in-band noise. several number of adders/subtracters, some registers, and a look-up table. We note that some implicit operations such V. SIMULATIONS like bit expansion are not drawn in the figure to make it understandable. The resolution of the internal phase is j-bit, Siuain wer pefre sn h optto n and samples in the sine and cosine look-up table that rolesviomnMALBtchkadealteprracef * roposed architecture with the algorithm described above. For sine and cosine functions are provided by rn-bit fixed-point al siultin in thi paer det-im oultro / representations ideally.
Ono hemstipotatmatrsi aitmti alu conversion were ideally emulated by discrete-time secondlatins or hasetrakin lop isabot mltipyin inthe order modulators with dithering, and input signals were also * deally prepared and calculated from given phase source in phase detection. In proposed circuit design, there are running 6-i lai itaiheis h mltd fteesn average filters (RAFs) prior to multipliers. This iS because thatgpp multiplying delta-sigma signals results in white-like noise [1] .ancoiesglswsA 05oehlffmxmu It is necessary to filter out the high frequency spurs of delta-inu lee of emltddlasgamdltr.Teitra phase resolution was j 8 bit. For focusing attention to sigma modulated signal before multiplying [6] . RAF is mostinlecsfo carlyqntzdnptiglsndnenl simplest solution.
EachRAF intheciruitoututsa r-bi sinalas reultphase resolution, m =24 bit of word length of samples in the look-up) .' components of signals were just evaluated by discrete Fourier bit x k-bit multiplying can be simply realized as a 2-inputtrnfmai.~~~. trnfrmhn multiplexor because 1-bit signals represent ±1, however such multiplying might degrade the accuracy of the whole system AT in exchange for amazing simplicity. In practical, we should A Tacking Responses deal this incompatibility as a trade-off problem between circuit Most basically, tracking responses against step and ramp insimplicity and accuracy.
puts of phase were confirmed by simulation results. Examples And next, the result of the calculation for phase detection, of time-domain response by the proposed circuit model withthat is in k + m + 1 bit, means the deviation for phase-out pre-filters (RAFs) are shown in Fig. 6 . These results show tracking feedback loop. In the proposed circuit design, the that resulting signal have both high-frequency component and deviation signal is truncated into 1-bit signal by digital delta-slowly but stable response against source signal that should sigma modulation. The purpose of this is to keep the following be detected. High-frequency component is so to say noise, but phase accumulation simple. If the modulation for truncation is it is expected to work as a dithering signal for quantization, not used, it is necessary to use a wide bit-width accumulator especially in settling time. This expectation is discussed in the instead of the simple up/down counter, phase truncation for following part. 
